Part Number Hot Search : 
B2567 1N5399 CXD3536R C14XXX 333ML D6C40HT 3A102 04815
Product Description
Full Text Search
 

To Download SP232ACNTR Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
   jan 3-07 rev b sp232a/233a/30a/32a ? 2007 sipex corporation sp232a/233a/310a/312a available in lead free packaging solved by tm enhanced rs-232 line drivers/receivers operates from single +5v power supply meets all rs-232f and itu v.28 specifications operates with 0.1 f to 1 f capacitors high data rate C 120kbps under load low power cmos C 3ma operation (sp232a) no external capacitors required (sp233a) low power shutdown (sp310a,sp312a) enhanced esd protection (2kv human body model) number of rs232 no. of receivers no. of external model drivers receivers active in shutdown 0.1 f capacitors shutdown wakeup ttl triCstate sp232a 2 2 n//a 4 no no no sp233a 2 2 n/a 0 no no no sp310a 2 2 0 4 yes no yes sp312a 2 2 2 4 yes yes yes description selection table the sp232a/233a/310a/312a devices are a family of line driver and receiver pairs that meet the specifications of rs-232 and v.28 serial protocols. these devices are pin-to-pin compatible with popular industry standards. as with the initial versions, the sp232a/233a/310a/312a devices feature at least 120kbps data rate under load, 0.1 f charge pump capacitors, and overall ruggedness for commercial applications. this family also features sipex's bicmos design allowing low power operation without sacrificing performance. the series is available in plastic dip and soic packages operating over the commercial and industrial temperature ranges. now available in lead free packaging v cc gnd t 1 out r 1 in r 1 out t 1 in t 2 in r 2 out c 1 + v+ c 1 - c 2 + c 2 - v- t 2 out r 2 in s p 2 3 2 a 1 2 3 4 5 6 7 8 16 15 14 13 12 11 10 9 features
2 jan 3-07 rev b sp232a/233a/30a/32a ? 2007 sipex corporation this is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. exposure to absolute maximum rating conditions for extended periods of time may affect reliability. v cc ................................................................................................................................................................. +6v v + .................................................................................................................... (vcc-0.3v) to +11.0v v - ............................................................................................................................................................ -11.0v input voltages t in ......................................................................................................................... -0.3 to (vcc +0.3v) r in ............................................................................................................................................................ 30v v cc =+5v 10%; 0.1 f charge pump capacitors; t min to t max unless otherwise noted. parameters min. typ. max. units conditions ttl input logic threshold low 0.8 volts t in ; en, sd high 2.0 volts t in ; en, sd logic pull-up current 15 200 a t in = zerov ttl output ttl/cmos output voltage, low 0.4 volts i out = 3.2ma; vcc = +5v voltage, high 3.5 volts i out = -1.0ma leakage current; t a = +25 0.05 10 a en = v cc , zerov ) v out ) v cc sp310a and sp312a only rs-232 output output voltage swing 5 6 volts all transmitter outputs loaded with 3k 1 to ground output resistance 300 ohms v cc = zerov; v out = 2v output short circuit current 18 ma infinite duration maximum data rate 120 240 kbps c l = 2500pf, r l = 3k 1 rs-232 input voltage range -30 +30 volts voltage threshold low 0.8 1.2 volts v cc = 5v, t a = +25 c high 1.7 2.4 volts v cc = 5v, t a = +25 c hysteresis 0.2 0.5 1.0 volts v cc = 5v, t a = +25 c resistance 3 5 7 k 1 t a = +25 c, -15v ) v in ) +15v dynamic characteristics driver propagation delay 1.5 3.0 s ttl to rs-232; c l = 50pf receiver propagation delay 0.1 1.0 s rs-232 to ttl instantaneous slew rate 30 v/ s c l = 10pf, r l = 3-7k 1 ; t a =+25 c transition region slew rate 10 v/ s c l = 2500pf, r l = 3k 1 ; measured from +3v to -3v or -3v to +3v output enable time 400 ns sp310a and sp312a only output disable time 250 ns sp310a and sp312a only power requirements v cc power supply current sp232a 3 5 ma no load, t a = +25 c; v cc = 5v sp233a, sp310a, sp312a 10 15 ma no load, t a = +25 c; v cc = 5v v cc supply current,loaded sp232a 15 ma all transmitters r l = 3k 1 ; t a = +25 c sp233a, sp310a, sp312a 25 ma all transmitters r l = 3k 1 ; t a = +25 c shutdown supply current sp310a,sp312a 1 10 a v cc = 5v, t a = +25 c electrical characteristics absolute maximum ratings output voltages t out .................................................................................................... (v+, +0.3v) to (v-, -0.3v) r out ................................................................................................................ -0.3v to (vcc +0.3v) short circuit duration t out ......................................................................................................................................... continuous plastic dip .......................................................................... 375mw (derate 7mw/ c above +70 c) small outline ...................................................................... 375mw (derate 7mw/ c above +70 c)
3 jan 3-07 rev b sp232a/233a/30a/32a ? 2007 sipex corporation performance curves -55 -40 0 25 70 85 125 temperature (c) 0 5 10 15 20 25 30 v cc = 6v v cc = 5v v cc = 4v v cc = 3v i cc (ma) 0 5 10 15 20 load current (ma) 0 6 8 10 12 v+ (volts) 2 4 v cc = 5v v cc = 4v v cc = 6v 25 30 35 40 0 2 4 6 8 10 12 14 load current (ma) vC voltage (volts) -3 -4 -5 -6 -7 -8 -9 -10 -11 v cc = 6v v cc = 5v v cc = 4v pinouts 4.5 4.75 5.0 5.25 5.5 v cc (volts) 5.0 6.5 7.0 7.5 8.0 8.5 9.0 load current = 0ma t a = 25 c v oh (volts) 5.5 6.0 v cc gnd t 1 out r 1 in r 1 out t 1 in t 2 in r 2 out c 1 + v+ c 1 - c 2 + c 2 - v- t 2 out r 2 in sp232a 1 2 3 4 5 6 7 8 16 15 14 13 12 11 10 9 r 2 out r 2 in t 2 out conn to 10 conn to 11 conn to 12 c 1 - dnc c 1 + dnc conn to 15 conn to 16 t 2 in t 1 in r 1 out r 1 in t 1 out gnd v cc v+ dnc gnd conn to 17 1 2 3 4 5 6 7 8 9 10 20 19 18 17 16 15 14 13 12 11 sp233act/aet 20-pin soic see figure 2 for pin connections r out r in t out v- c - c + v+ c - v- c + 2 1 2 t in t in r out r in t out gnd v c + gnd c - 1 2 2 1 2 3 4 5 6 7 8 9 10 20 19 18 17 16 15 14 13 12 11 1 1 1 cc 1 2 2 2 2 sp233acp/aep 20-pin plastic dip on/off v cc gnd t 1 out r 1 in r 1 out t 1 in t 2 in r 2 out nc * c 1 + v+ c 1 - c 2 + c 2 - v- t 2 out r 2 in 1 2 3 4 5 6 7 8 9 18 17 16 15 14 13 12 11 10 sp310a shutdown v cc gnd t 1 out r 1 in r 1 out t 1 in t 2 in r 2 out en * c 1 + v+ c 1 - c 2 + c 2 - v- t 2 out r 2 in 1 2 3 4 5 6 7 8 9 18 17 16 15 14 13 12 11 10 sp312a * n.c. for sp310e_a, en for sp312e_a not 100% tested.
 jan 3-07 rev b sp232a/233a/30a/32a ? 2007 sipex corporation figure 1. typical circuit using the sp232a. features the sp232a/233a/310a/312a devices are a family of line driver and receiver pairs that meet the specifications of rs-232 and v.28 serial protocols. the esd tolerance has been im- proved on these devices to over 2kv for the human body model. these devices are pin-to- pin compatible with popular industry standards. the sp232a/233a/310a/312a devices feature10v/ s slew rate, 120kbps data rate un- der load, 0.1 f charge pump capacitors, overall ruggedness for commercial applications, and increased drive current for longer and more flexible cable configurations. this family also features sipex's bicmos design allowing low power operation without sacrificing perfor- mance. the sp232a/233a/310a/312a devices have internal charge pump voltage converters which allow them to operate from a single +5v supply. the charge pumps will operate with polarized or non-polarized capacitors ranging from 0.1 to 1 f and will generate the 6v needed for the rs- 232 output levels. both meet all eia rs-232f and itu v.28 specifications. the sp310a provides identical features as the sp232a with the addition of a single control line which simultaneously shuts down the inter- nal dc/dc converter and puts all transmitter and receiver outputs into a high impedance state. the sp312a is identical to the sp310a with separate tri-state and shutdown control lines. theory of operation the sp232a , sp233a , sp310a and sp312a devices are made up of three basic circuit blocks ? 1) a driver/transmitter, 2) a receiver and 3) a charge pump. each block is described below. driver/transmitter the drivers are inverting transmitters, which ac- cept ttl or cmos inputs and output the rs-232 signals with an inverted sense relative to the input logic levels. typically the rs-232output voltage swing is 6v. even under worst case loading conditions of 3kohms and 2500pf, the output is guaranteed to be 5v, which is consistent with the rs-232 standard specifications. the transmitter outputs are protected against infinite short-circuits to ground without degradation in reliability. r 2 9 8 r in r out 2 r 1 12 13 r in r out 1 t 2 10 7 t in 2 t out 2 t 1 11 14 t in 1 t out 1 15 gnd 400k 1 400k 1 ttl/cmos inputs rs-232 outputs 3 1 c + c - 1 1 6 16 v cc v+ + + 0.1 f 6.3v charge pump +5v input 2 v- ttl/cmos outputs rs-232 inputs 2 1 5k 1 0.1 f 10v 5k 1 5 4 c + c - 2 2 + 0.1 f 10v 0.1 f 6.3v 10 f 6.3v sp232a + + * *the negative terminal of the v+ storage capacitor can be tied to either v cc or gnd. connecting the capacitor to v cc (+5v) is recommended.
 jan 3-07 rev b sp232a/233a/30a/32a ? 2007 sipex corporation the instantaneous slew rate of the transmitter output is internally limited to a maximum of 30v/ s in order to meet the standards [eia rs-232-f ]. the transition region slew rate of these enhanced products is typically 10v/ s. the smooth transi- tion of the loaded output from v ol to v oh clearly meets the monotonicity requirements of the stan- dard [eia rs-232-f]. receivers the receivers convert rs-232 input signals to inverted ttl signals. since the input is usually from a transmission line, where long cable lengths and system interference can degrade the signal, the inputs have a typical hysteresis margin of 500mv. this ensures that the receiver is virtually immune to noisy transmission lines. the input thresholds are 0.8v minimum and 2.4v maximum, again well within the 3v rs-232 requirements. the receiver inputs are also pro- tected against voltages up to 25v. should an input be left unconnected, a 5k 1 pulldown resis- tor to ground will commit the output of the receiver to a high state. figure 2. typical circuits using the sp233acp and sp233act figure 3. typical circuits using the sp310a and sp312a r 2 20 19 r in r out 2 r 1 3 4 r in r out 1 t 2 1 18 t in 2 t out 2 t 1 2 5 t in 1 t out 1 9 gnd 400k 1 400k 1 ttl/cmos inputs rs-232 outputs 13 8 c + c - v+ v- v- 1 1 10 7 v cc +5v input 11 ttl/cmos outputs rs-232 inputs 2 1 5k 1 5k 1 17 12 c + c + c - c - 2 2 gnd 6 14 15 16 2 2 do not make connection to these pins sp233acp connect on pcb pin 11 to pin 15 pin 10 to pin 16 pin 12 to pin 17 both pins 6 and 9 to gnd r 2 20 19 r in r out 2 r 1 3 4 r in r out 1 t 2 1 18 t in 2 t out 2 t 1 2 5 t in 1 t out 1 9 gnd 400k 1 400k 1 ttl/cmos inputs rs-232 outputs 14 13 c + c - v+ v- v- 1 1 11 7 v cc +5v input 12 ttl/cmos outputs rs-232 inputs 2 1 5k 1 5k 1 17 10 c + c + c - c - 2 2 gnd 6 8 15 16 2 2 do not make connection to these pins sp233act connect on pcb pin 12 to pin 15 pin 11 to pin 16 pin 10 to pin 17 both pins 6 and 9 to gnd r 2 10 9 r in r out 2 r 1 13 14 r in r out 1 t 2 11 8 t in 2 t out 2 t 1 12 15 t in 1 t out 1 16 gnd 400k 1 400k 1 ttl/cmos inputs rs-232 outputs 4 2 c + c - 1 1 7 17 v cc v+ + + 0.1 f 6.3v charge pump +5v input 3 v- ttl/cmos outputs rs-232 inputs 2 1 5k 1 5k 1 6 5 c + c - 2 2 + 0.1 f 16v 10 f 6.3v sp310a + 18 on/off + 0.1 f 10v * *the negative terminal of the v+ storage capacitor can be tied to either v cc or gnd. connecting the capacitor to v cc (+5v) is recommended. 0.1 f 10v r 2 10 9 r in r out 2 r 1 13 14 r in r out 1 t 2 11 8 t in 2 t out 2 t 1 12 15 t in 1 t out 1 16 gnd 400k 1 400k 1 ttl/cmos inputs rs-232 outputs 4 2 c + c - 1 1 7 17 v cc v+ + + 0.1 f 6.3v +5v input 3 v- ttl/cmos outputs rs-232 inputs 2 1 5k 1 0.1 f 10v 5k 1 6 5 c + c - 2 2 + 0.1 f 16v charge pump 10 f 6.3v sp312a + 18 shutdown 1 en + 0.1 f 10v * *the negative terminal of the v+ storage capacitor can be tied to either v cc or gnd. connecting the capacitor to v cc (+5v) is recommended.
 jan 3-07 rev b sp232a/233a/30a/32a ? 2007 sipex corporation figure 4. charge pump ? phase 1 figure 5. charge pump ? phase 2 in actual system applications, it is quite possible for signals to be applied to the receiver inputs before power is applied to the receiver circuitry. this occurs, for example, when a pc user attempts to print, only to realize the printer wasn?t turned on. in this case an rs-232 signal from the pc will appear on the receiver input at the printer. when the printer power is turned on, the receiver will operate normally. all of these enhanced devices are fully protected. charge pump the charge pump is a sipex ?patented design (5,306,954) and uses a unique approach com- pared to older less?efficient designs. the charge pump still requires four external capacitors, but uses a four?phase voltage shifting technique to attain symmetrical power supplies. there is a free?running oscillator that controls the four phases of the voltage shifting. a description of each phase follows. phase 1 ? v ss charge storage ?during this phase of the clock cycle, the positive side of capacitors c 1 and c 2 are initially charged to +5v. c l + is then switched to ground and the charge in c 1 ? is transferred to c 2 ? . since c 2 + is connected to +5v, the voltage potential across capacitor c 2 is now 10v. phase 2 ? v ss transfer ? phase two of the clock con- nects the negative terminal of c 2 to the v ss storage capacitor and the positive terminal of c 2 to ground, and transfers the generated ?l0v to c 3 . simultaneously, the positive side of capaci- tor c 1 is switched to +5v and the negative side is connected to ground. phase 3 ? v dd charge storage ? the third phase of the clock is identical to the first phase ? the charge transferred in c 1 produces ?5v in the negative terminal of c 1 , which is applied to the negative side of capacitor c 2 . since c 2 + is at +5v, the voltage potential across c 2 is a maximum of l0v. phase 4 ? v dd transfer ? the fourth phase of the clock connects the negative terminal of c 2 to ground, and transfers the generated l0v across c 2 to c 4 , the v dd storage capacitor. again, simultaneously with this, the positive side of capacitor c 1 is switched to +5v and the negative side is con- nected to ground, and the cycle begins again. since both v + and v ? are separately generated from v cc ; in a no?load condition v + and v ? will be symmetrical. older charge pump approaches v cc = +5v Cvcc +vcc v ss storage capacitor (v-) v dd storage capacitor (v+) c 1 c 2 c 3 c 4 + + + + C C C C Cvcc v cc = +5v vss v ss storage capacitor v dd storage capacitor c 1 c 2 c 3 c 4 + + + + C C C C
7 jan 3-07 rev b sp232a/233a/30a/32a ? 2007 sipex corporation figure 6. charge pump waveforms v dd a) c 2 + gnd gnd b) c 2 ? vss figure 7. charge pump ? phase 3 v cc = +5v ?5v +5v ?5v v ss storage capacitor v dd storage capacitor c 1 c 2 c 3 c 4 + + + + ? ? ? ? figure 8. charge pump ? phase 4 that generate v ? from v + will show a decrease in the magnitude of v ? compared to v + due to the inherent inefficiencies in the design. the clock rate for the charge pump typically operates at greater than 15khz. the external capacitors can be as low as 0.1 f with a 10v breakdown voltage rating. shutdown (sd) and enable (en) for the sp310a and sp312a both the sp310a and sp312a have a shutdown/ standby mode to conserve power in battery-pow- ered systems. to activate the shutdown mode, which stops the operation of the charge pump, a logic ?0? is applied to the appropriate control line. for the sp310a , this control line is on/off (pin 18). activating the shutdown mode also puts the vcc = +5v v dd v ss storage capacitor v dd storage capacitor c 1 c 2 c 3 c 4 + + + + C C C C
 jan 3-07 rev b sp232a/233a/30a/32a ? 2007 sipex corporation table 1. wake-up function truth table. sp310a transmitter and receiver outputs in a high impedance condition (tri-stated). the shutdown mode is controlled on the sp312a by a logic ?0? on the shutdown control line (pin 18); this also puts the transmitter outputs in a tri?state mode. the receiver outputs can be tri?stated separately during normal operation or shutdown by a logic ?1? on the enable line (pin 1). wakeCup feature for the sp312a the sp312a has a wake?up feature that keeps all the receivers in an enabled state when the device is in the shutdown mode. table 1 defines the truth table for the wake?up function. with only the receivers activated, the sp312a typically draws less than 5 a supply current. in the case of a modem interfaced to a computer in power down mode, the ring indicator (ri) signal from the modem would be used to "wake up" the computer, allowing it to accept data transmission. after the ring indicator signal has propagated through the sp312a receiver, it can be used to trigger the power management circuitry of the computer to power up the microprocessor, and bring the sd pin of the sp312a to a logic high, taking it out of the shutdown mode. the receiver propagation delay is typically 1 s. the enable time for v + and v ? is typically 2ms. after v + and v ? have settled to their final values, a signal can be sent back to the modem on the data terminal ready (dtr) pin signifying that the computer is ready to accept and transmit data. pin strapping for the sp233act/acp the sp233a packaged in the 20?pin soic pack- age ( sp233act ) has a slightly different pinout than the sp233a in pdip packaging ( sp233acp) . to operate properly, the following pairs of pins must be externally wired together: sd en power up/down receiver outputs 0 0 1 1 0 1 0 1 down down up up enable tri?state enable tri?state pins wired together soic pdip two v- pins 10 & 17 12 & 17 two c2+ pins 12 & 15 11 & 15 two c2- pins 11 & 16 10 & 16 no connections for pins 8, 13, and 14 connect pins 6 and 9 to gnd
 jan 3-07 rev b sp232a/233a/30a/32a ? 2007 sipex corporation p ackage: 16 pin nsoic
0 jan 3-07 rev b sp232a/233a/30a/32a ? 2007 sipex corporation p ackage: 16 pin wsoic
 jan 3-07 rev b sp232a/233a/30a/32a ? 2007 sipex corporation p ackage: 18 pin wsoic
2 jan 3-07 rev b sp232a/233a/30a/32a ? 2007 sipex corporation p ackage: 20 pin wsoic
3 jan 3-07 rev b sp232a/233a/30a/32a ? 2007 sipex corporation p ackage: 16 pin pdip
 jan 3-07 rev b sp232a/233a/30a/32a ? 2007 sipex corporation p ackage: 18 pin pdip
 jan 3-07 rev b sp232a/233a/30a/32a ? 2007 sipex corporation p ackage: 20 pin pdip
 jan 3-07 rev b sp232a/233a/30a/32a ? 2007 sipex corporation package: 16 pin nsoic solved by sipex tm sipex corporation headquarters and sales offce 233 south hillview drive milpitas, ca 03 tel: (0) 3-700 fax: ( 0) 3-700 sipex corporation reserves the right to make changes to any products described herein. sipex does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. part number temperature range topmark package sp232acn.............................0 c to +70 c................................sp232acn..........................................................................16Cpin nsoic sp232acn/tr.......................0 c to +70 c................................sp232acn..........................................................................16Cpin nsoic sp232acp.............................0 c to +70 c.................................sp232acp.........................................................................16Cpin pdip sp232act.............................0 c to +70 c.................................sp232act..........................................................................16Cpin wsoic sp232act/tr.......................0 c to +70 c.................................sp232act..........................................................................16Cpin wsoic sp232aen..........................C40 c to +85 c................................sp232aen..........................................................................16Cpin nsoic sp232aen/tr....................C40 c to +85 c................................sp232aen..........................................................................16Cpin nsoic sp232aep..........................C40 c to +85 c................................sp232aep..........................................................................16Cpin pdip sp232aet..........................C40 c to +85 c................................sp232aet...........................................................................16Cpin wsoic sp232aet/tr.....................C40 c to +85 c................................sp232aet...........................................................................16Cpin wsoic sp233acp.............................0 c to +70 c.................................sp232acp.........................................................................20Cpin pdip sp233act............................0 c to +70 c.................................sp233act...........................................................................20Cpin wsoic sp233act/tr......................0 c to +70 c.................................sp233act...........................................................................20Cpin wsoic sp233aep..........................C40 c to +85 c................................sp232aep..........................................................................20Cpin pdip sp233aet..........................C40 c to +85 c................................sp233aet...........................................................................20Cpin wsoic sp233aet/tr.....................C40 c to +85 c................................sp233aet...........................................................................20Cpin wsoic sp310acp............................0 c to +70 c.................................sp310acp.........................................................................18Cpin pdip sp310act............................0 c to +70 c.................................sp310act..........................................................................18Cpin wsoic sp310act/tr......................0 c to +70 c.................................sp310act..........................................................................18Cpin wsoic sp310aep..........................C40 c to +85 c................................sp310aep..........................................................................18Cpin pdip sp310aet..........................C40 c to +85 c................................sp310aet...........................................................................18Cpin wsoic sp310aet/tr.....................C40 c to +85 c................................sp310aet...........................................................................18Cpin wsoic sp312acp............................0 c to +70 c.................................sp312acp..........................................................................18Cpin pdip sp312act............................0 c to +70 c.................................sp312act...........................................................................18Cpin wsoic sp312act/tr......................0 c to +70 c.................................sp312act...........................................................................18Cpin wsoic sp312aep..........................C40 c to +85 c................................sp312aep...........................................................................18Cpin pdip sp312aet..........................C40 c to +85 c................................sp312aet............................................................................18Cpin wsoic sp312aet/tr.....................C40 c to +85 c................................sp312aet............................................................................18Cpin wsoic available in lead free packaging. to order add "-l" suffix to part number. example: sp312aea/tr = standard; sp312aea-l/tr = lead free. /tr = tape and reel pack quantity is 1,500 for wsoic and 2,500 for nsoic. ordering information solved by tm


▲Up To Search▲   

 
Price & Availability of SP232ACNTR

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X